Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix M16C SFR memory size, add missing register. #7304

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

BitBangingBytes
Copy link

All M16C/62 M16C/65 M16C/80 datasheets I checked show the SFR space going from 0x000 - 0x3FF (0x400 length)

Screenshot 2024-12-19 at 3 36 18 PM

Also missing was the 0x3FF SFR I added in for the M16C_60.

Datasheet links below for verification.

M16C/62 ( PDF pages 35 (SFR memory size) and 41 (PCR SFR) )
https://www.renesas.com/en/document/dst/m16c62p-group-m16c62p-m16c62pt-datasheet

M16C/80 ( PDF page 23 (SFR memory size) )
https://datasheet.octopart.com/M30800FCFP%23U3-Renesas-datasheet-18279.pdf

…memory length in M16C_60 and M16C_80. It should be 0x400 not 0x3FF.
@GhidorahRex GhidorahRex self-assigned this Dec 30, 2024
@GhidorahRex GhidorahRex added Type: Bug Something isn't working Feature: Processor Status: Triage Information is being gathered labels Dec 30, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Feature: Processor Status: Triage Information is being gathered Type: Bug Something isn't working
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants